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Abstract—The advances in the field of machine learning
using neuromorphic systems have paved the pathway for ex-
tensive research on possibilities of hardware implementations
of neural networks. Various memristive technologies such as
oxide-based devices, spintronics and phase change materials
have been explored to implement the core functional units of
neuromorphic systems, namely the synaptic network, and the
neuronal functionality, in a fast and energy efficient manner.
However, various non-idealities in the crossbar implementations
of the synaptic arrays can significantly degrade performance
of neural networks and hence, impose restrictions on feasible
crossbar sizes. In this work, we build mathematical models of
various non-idealities that occur in crossbar implementations
such as source resistance, neuron resistance and chip-to-chip
device variations and analyze their impact on the classification
accuracy of a fully connected network (FCN) and convolutional
neural network (CNN) trained with standard training algorithm.
We show that a network trained under ideal conditions can
suffer accuracy degradation as large as 59.84% for FCNs and
62.4% for CNNs when implemented on non-ideal crossbars for
relevant non-ideality ranges. This severely constrains the sizes for
crossbars. As a solution, we propose a technology aware training
algorithm which incorporates the mathematical models of the
non-idealities in the standard training algorithm. We demonstrate
that our proposed methodology achieves significant recovery of
testing accuracy within 1.9% of the ideal accuracy for FCNs and
1.5% for CNNs. We further show that our proposed training
algorithm can potentially allow the use of significantly larger
crossbar arrays of sizes 784×500 for FCNs and 4096×512 for
CNNs with a minor or no trade-off in accuracy.
Index Terms—Neural Networks, Memristive crossbar, back-
propagation, neuromorphic, image recognition.
I. INTRODUCTION
RECENT developments in computational neurosciencehave resulted in a paradigm shift away from Boolean
computing in sequential von-Neumann architectures as the
research community strives to emulate the functionality of
the human brain on neurocomputers. Although extensive re-
search has been done to accelerate computational functions
such as matrix operations on general-purpose computers, the
parallelism of the human brain has remained elusive to von-
Neumann architecture, thus engendering high hardware cost
and energy consumption [1]. This has resulted in the ex-
ploration of non-von Neumann architectures with ‘massively
parallel operations in-memory’, thus avoiding the overhead
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cost of exchanging data between memory and processor. Espe-
cially with the recent advances in machine learning in various
cognitive tasks such as image recognition, natural language
processing etc, the search for such energy-efficient ‘in-memory
computing’ platforms has become quintessential. Although
standardized hardware implementations of neuromorphic sys-
tems like CAV IAR [2], IBM TrueNorth [3], SpiNNaker
[4] have primarily been dominated by CMOS technology,
the memristor-based non-volatile memory (NVM) technology
[5]–[9] has naturally evolved into an exciting prospect. To
that end, various technologies such as spintronics [10], oxide-
based memristors [11], [12], phase change materials (PCM)
[13], etc., have shown promising progress in mimicking the
functionality of the core computational units of a neural
network, i.e., neurons and synapses.
The core functionality of a neuromorphic system is a
parallelized dot product between the inputs and the synaptic
weights [14]. This has been demonstrated to be efficiently
realized by a dense resistive crossbar array [15], [16]. The
ability to naturally compute matrix multiplications makes
crossbar arrays the most convenient way of implementing neu-
romorphic systems. However, real crossbars could suffer from
various non-idealities including device variations [17], [18],
parasitic resistances, non-ideal sources, and neuron resistances.
Although neural networks are generally robust against small
variations in the crossbar, the aforementioned technological
constraints can severely impact accuracy of recognition tasks
as well as restrict the crossbar size. Several techniques such
as redundancy schemes [19], technology optimization [20] and
modified training algorithms [21]–[23] have been explored for
both on-chip and ex-situ learning to mitigate specific non-ideal
effects such as IR drops, synaptic device variations. However,
mathematical modeling of non-idealities and its incorporation
in standard training algorithm needs further exploration.
In this work, we analyze the impact of non-idealities
such as source resistance, neuron resistances, and synap-
tic weight variations in hardware implementations of neu-
romorphic crossbars. We show how such non-idealities can
significantly degrade the accuracy when traditional training
methodologies are employed. The presence of these parasitic
elements also severely limits the crossbar sizes. As a solution,
we propose an ex-situ technology aware training algorithm
that mathematically models the aforementioned non-idealities
and accounts for the same in the traditional backpropagation
algorithm. Such a technique not only preserves the accuracy of
an ideal network appreciably but also allows us to use larger
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Fig. 1. (a) Fully connected 3-layered neural network showing the input layer, hidden layer, and an output layer. Each neuron in a particular layer is fed by
weighted sum of all inputs of the previous layer and it performs a sigmoid operation on the sum to provide the inputs for the next layer. (b) CNN Architecture
with different convolutional and pooling layers terminated by a fully connected layer.
crossbar sizes without significant accuracy degradation. The
key highlights of our work are as follows:
1) We mathematically model the effect of source resistance,
neuron resistance, and variations in synaptic conduc-
tance on the output currents of a neuromorphic crossbar.
We establish the validity of our model by comparing
against SPICE-like simulations of resistive networks.
2) We analyze the impact of these non-idealities on the
accuracy of two types of image recognition tasks with
varying amounts of non-ideality within relevant techno-
logical limits.
3) We propose a training algorithm which incorporates the
mathematical models of the crossbar non-idealities and
modifies the standard training algorithm in an effort to
restore the ideal accuracy.
II. CROSSBAR IMPLEMENTATION OF NEURAL NETWORKS
A. Types of network topologies
1) Fully Connected Networks: Traditionally, deep neural
networks such as deep belief nets (DBNs) comprise of mul-
tiple layers of interconnected units. Fully connected networks
(FCN) involve a series of neuron layers between the input
and the output layers. The output of each neuron in a layer is
connected to the inputs of all the neurons in the subsequent
layer. Fig. 1(a) shows a 3-layered fully connected network
consisting of a single hidden layer between the input and
output layers.
2) Convolutional Networks: Complex image recognition
datasets comprise of objectively different classes where global
weight mapping like FCNs prove to be less efficient. As
an alternative, convolutional neural networks (CNN) have
been recognized as a more powerful tool for complex image
recognition problems using locally shared weights to learn
common spatially local features. As shown in Fig. 1(b), CNNs
consist of several layers performing operations like convolu-
tion, activation, and pooling, finally terminating with a fully
connected layer. During the convolution operation, each filter
bank, or kernel, is slid across the input to that layer to obtain
a dot product between the input and the weights, known as the
feature map. The number of output maps of each convolutional
layer denotes the number of different feature maps learned in
that layer. Thus a convolution operation captures the spatially
local features of an input image. Convolution of a m×m input
map with kernel of size n × n yields an output map of size
((m−n+2p)/s+1)×((m−n+2p)/s+1), where s is the stride
of the filter and p is the padding. In practice, s and p are chosen
such that the original input size is preserved. The activation
layer which can be RELU [24], sigmoid [25], or other non-
linear functions, introduces a non-linearity in the network [26].
The pooling layer reduces the dimensionality of the output
map. Most commonly used pooling techniques are average
and max-pooling [27]. Finally, the fully connected layer uses
the learned features to classify the images. In essence, a fully
connected layer could also be represented by a convolutional
layer where the kernel size is equal to the input size.
B. Hardware representations of Neural networks
In hardware realizations of neural networks, the synaptic
connections between the neurons of two adjacent layers are
represented using a resistive crossbar. The weights are repre-
sented in terms of conductance and the inputs are encoded
as voltages. Convolutional layers have locally concentrated
connections, hence each filter bank is represented by a crossbar
of equivalent size. The input to the crossbar is a subset of the
image being sampled by the kernel. Each element of the output
map is calculated through time multiplexing of the outputs
from a particular crossbar for different subsets of the image.
This is repeated for each filter bank to obtain different output
maps. In contrast, fully connected layers have all possible
connections between input and the output and the entire
connection matrix can be represented by a crossbar. The basic
computational function of any layer is a dot product and can be
seamlessly performed by representing the weights as the resis-
tances in a crossbar fashion. The output current of jth neuron
of each crossbar is computed as Ij =
∑
V +i G
+
ji + V
−
i G
−
ji,
where Vi is the input voltage corresponding to ith input
neuron and Gji represents the conductance corresponding to
the synaptic weights between the neurons. Two resistive arrays
are deployed to account for bipolar weights. The input to the
positive array is +Vi whereas the input to the negative array
is −Vi. The weight matrix [wji] is mapped to a corresponding
conductance range (Glow, Ghigh) ⊂ (Gon, Goff ). To represent
bipolar weights, the conductance of the synapse connecting the
jth neuron in the next layer to the ith input is denoted by a
positive (G+ji) component and a negative (G
−
ji) component. For
positive (negative) weights, the programming is done such that
3TABLE I
RESISTANCE RANGES FOR VARIOUS TECHNOLOGIES
Technology (Ron, Roff ) Considered Range (Rlow , Rhigh) Rs/Rhigh(%) Rneu/Rhigh(%)
TiO2 [28] 15k, 2M 40k,600k 0.033 - 0.13 0 - 0.033
Ag/Si [18] 25k,10M 100k,1.5M 0.013 - 0.053 0 - 0.013
TaOx [29] 1k,1M 20k,300k 0.067 - 0.27 0 - 0.067
Spintronics* Function of MTJ oxide thickness [30] 40k, 400k 0.05 - 0.2 0-0.05
PCM [13] 10k, 3M 60k, 900k 0.022 - 0.08 0 - 0.022
*The spintronic analysis is done based on predictive measures of Roff/Ron [31]
Rs range - 200 to 800 Ω, Rneu range - 0 to 200 Ω
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Fig. 2. (a) Hardware implementation of a single fully connected network
layer represented by two resistive crossbar arrays. The output of the crossbar
will be fed to another crossbar representing the next layer. (b) An arrangement
of multiple sub-crossbars to realize the functionality of a large crossbar.
G+ji(G
−
ji) = |wji|Ghigh and G−ji(G+ji) = 0 (no connection).
Fig. 2(a) shows a crossbar implementation of a fully connected
neural network.
As mentioned earlier, crossbar arrays could suffer from
non-ideal effects and incur limitations on their sizes. As a
result, larger crossbars are divided into smaller crossbars and
the output of each crossbar is time-multiplexed to obtain the
desired functionality of the entire crossbar. Fig. 2(b) shows
how multiple small crossbars can be efficiently mapped to
realize the functionality of a large crossbar in a particular
layer. The small size of the crossbar reduces fan-out and
fan-in, thus minimizing the impact of non-idealities. FCNs,
being densely connected, are severely affected by hardware
imperfections, especially when implemented on large cross-
bars. Convolutional layers in CNNs are usually implemented
on very small crossbars and are thus insensitive to non-ideal
effects. However, the final fully connected layers which acts as
a classifier can be significantly affected by these non-idealities
due to their large sizes. In this work, we are thus considering
the impact of non-idealities on FCNs, and fully connected
layers of CNNs.
C. Training
The training of Artificial Neural Networks (ANN) are
traditionally done off-chip through the standard backpropaga-
tion algorithm which updates weight matrices using gradient
descent technique [32]. It is important to note down the vital
aspects of the algorithm here in relevance to the later sections.
The basic algorithm updates weights based on the gradients
of a cost function. The cost function depends on the error
computed from the feed-forward network which assumes a
form : C = 12
∑
(yj − aj)2, where yj is the expected output
and aj is actual output from the jth neuron in the output
layer. The sensitivity of the errors for each layer are calculated
from the derivatives of the cost function with respect to the
outputs and weights and after each iteration, the weights
are updated based on those of the corresponding layer. The
detailed description of the algorithm is well documented [32].
In this work, we focus on the aspects of the algorithm pertinent
to fully connected layers and we build mathematical models
to account for the non-idealities experienced by the hardware
implementation of neuromorphic crossbars.
D. Technologies
Various technologies have been explored for crossbar im-
plementations of neural networks. Memristive crossbars based
on different material systems (like TaOx [33], TiO2 [34],
Ag/Si [35] etc) have been proposed to realize neuromorphic
functionality in an energy efficient manner. Phase change
materials (PCM) [13] have also been investigated as potential
candidates for neuromorphic computing due to their high
scalability. More recently, neurons and synapses implemented
4with spintronic devices [10], [16] have shown great promise
in performing ultra-low power neuromorphic computing. How-
ever, each technology suffers from specific drawbacks. An im-
portant metric in regard of resistive crossbars for neuromorphic
systems is the the ratio of the high resistance state (Roff )
and the low resistance state (Ron) of the synaptic device.
Usually, a high Roff/Ron ratio is desired for a near-ideal
implementation of the weights in a neuromorphic crossbar.
Moreover, in the light of non-ideal systems, higher values
of Ron, Roff may be less significantly impacted by parasitic
resistances. In this work, we have chosen a maximum to
minimum conductance (Glow = α/Roff , Ghigh = 15Glow,
α is a parameter of choice) ratio of 15 which is a potentially
realizable predictive measure for all memory technologies
[13], [31], [36].
III. MODELING THE NON-IDEALITIES
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Fig. 3. Crossbar Architecture showing non-ideal elements like source and
neuron resistances. The final output current equation is modified by the impact
of these non-ideal elements.
Memristor based neuromorphic crossbar designs leverages
its inherent capability of matrix multiplication to provide
high accuracy at a relatively modest computational cost [37].
However, the memristor technology is still in its nascent
stage. Thus, the hardware implementation of such crossbars
may suffer various kinds of non-ideal effects arising from
memristor device variations, parasitic resistances as well as
non-idealities in sources, and sensing neurons. In this work,
we have considered three kinds of non-idealities that arise in
crossbar implementations, namely,
1) Neuron Resistance (Rneu)
2) Source Resistance (Rs)
3) Memristive resistance variations
To perform an analysis of the impact non-idealities might
have on accuracy of recognition task, it is important to note
the ratio of non-ideal resistances to the synaptic resistances
for a particular technology. Table. I shows the range of
considered resistance ratios to synaptic resistances Rs/Rhigh
and Rneu/Rhigh for various technologies, considering relevant
values of source (Rs) and neuron (Rneu) resistances.
A. Neuron Resistance
The resistance offered by the neuron in a neuromorphic
crossbar varies from technology to technology. In many cases,
such as, PCM technology, the resistance of the neuron is not
a hardware issue as the crossbar outputs are sensed through a
sense amplifier, where virtual ground at the input eliminates
the voltage drop across the neuron. However, in spintronic
crossbars [10], crossbar outputs are fed to the neuron as a
current stimulus and thus, the resistance of the neuronal device
becomes relevant. Fig. 3 shows the effect of neuron resistance
on the crossbar output. This can be mathematically modeled
to modify Eqn (1) as:
Ij =
∑
V +i G
+
ji + V
−
i G
−
ji
1 +Rneu
∑
G+ji +G
−
ji
(1)
Here, Ij , V
+/−
i , G
+/−
ji and Rneu carry the same meaning
as described in earlier sections. Eqn (1) can be derived by
applying Kirchoff’s law at the output nodes of the crossbar
and considering the voltage drop across the neuron to be
Vj,neu = Ij×Rneu. It is evident that the denominator is close
to 1 for smaller arrays as Gjis are much smaller than neuron
conductances (resistances of the order of a few hundred ohms
[10]). However, larger arrays could lead to Gneu = 1/Rneu
being comparable to sum of the conductances in a particular
column. More specifically, a higher number of rows in the
crossbar lead to enhanced impact of neuron resistance.
B. Source Resistance
The source resistance (Rs) in a neuromorphic crossbar
could arise due to non-ideal voltage sources and input access
selectors lumped together. The input voltages to crossbar gets
degraded due to Rs and the degradation can be mathematically
modeled as:
V +i,deg = V
+
i
1/Rs
1/Rs +
∑
1
R+ij+Rneu
(2)
V −i,deg = V
−
i
1/Rs
1/Rs +
∑
1
R−ij+Rneu
(3)
Here R+/−ij is the resistance of the synaptic element between
the ith row and jth column in the positive or negative array.
The model ignores the effect of sneak paths. In neuromorphic
crossbars, all the inputs are simultaneously active. As the IR
drops in the metal lines are negligible, all the nodes in a
particular row are supplied by the degraded source voltage
of that row. As all the rows are supplied by voltages of same
polarity, even the shortest possible current sneak path will ex-
perience a low potential difference. Thus, the current through
the series connection of the synaptic memristor and neuron
would be primarily dependent on the degraded supply voltage
5and effective series resistance. We have verified the validity
of the model by comparing against SPICE-like simulations,
which is described in more detail in Section IV B.
C. Memristive Conductance Variations
The weights obtained from the training algorithm are usu-
ally discretized in order to be represented as memristive
synapses. In this work, we have used a 4-bit discretization
technique where we have used a Rhigh/Rlow ratio of 15,
relevant to the technologies considered. We have mapped the
weights such that the maximum weight always maintains the
Rhigh/Rlow ratio to the minimum weight. We have chosen
the maximum and minimum weight limits so as to minimize
the accuracy degradation due to discretization. To analyze
the impact of chip-to-chip variation of weights, we have
introduced weight variations in terms of standard deviation
(σ) errors, ranging from -2σ to +2σ after discretization. This
implies that all the memristive devices on a neuromorphic chip
suffer the same variation at a particular process corner. The
weight variations are incorporated in the mathematical model
as a ∆ variation to the conductances.
D. Proposed Training Algorithm
The mathematical representations of the non-idealities are
finally collated and incorporated in the feed-forward path
and the backpropagation algorithm for training the ANN.
Weights wji and inputs ai replaces the conductances Gji
and voltages Vi respectively in Eqn (1) and Eqn (2). The
symbol zj is used to represent the current output of the
crossbars Ij corresponding to jth neuron of the next layer.
We assume that the neuronal function receives a current input
and provides a voltage output. For the sake of simplicity,
we assume ideal mathematical representations of activation
functions like RELU [24] and sigmoid [25]. As described in
Section. II A, the ideal crossbar output of the jth column in
any layer is given by zj =
∑
i
ai × wji. The modified crossbar
output can be computed as follows:
zlj =
∑
a+i,degw
+
ji,vary + a
−
i,degw
−
ji,vary
γj
(4)
γj = 1 +Rneu
∑
i
w+ji,vary + w
−
ji,vary
where, a+i,deg = ai
1/Rs
β+i
a−i,deg = −ai
1/Rs
β−i
w
+/−
ij,vary = w
+/−
ij + ∆
β
+/−
i = 1/Rs +
∑ 1
R
+/−
ij +Rneu
R
+/−
ij = 1/w
+/−
ij,vary
As described earlier, two weight matrices are deployed to
account for bipolar weights in the original weight matrix
W = [wji]. Positive (Negative) inputs are fed to the positive
(negative) weight array. The weight matrices are created such
that w+ji(w
−
ji) = 0 for all i,j for which Wji < 0(> 0)
and w+ji(w
−
ji) = Wji for all i,j for which Wji > 0(< 0).
Note that mapping the weights to a particular conductance
range is equivalent to multiplication by a scaling factor as we
have already discretized the weights based on a maximum to
minimum weight ratio equal to Ghigh/Glow = 15. Thus an
equivalent representation in terms of conductance would be
G
+/−
ji = WjiGhigh.
The output of each crossbar is passed as inputs to the next
crossbar through a sigmoid function such that aL+1i = σ(z
L
i )
(where L is the layer index). The backpropagation algorithm is
modified to account for the modified crossbar functionality. As
described earlier, learning in neural networks relies on com-
putation of gradients of a cost function. Here, it is calculated
from the error between the expected and the actual output of
the output layer neurons in the form of C = 12
∑
(yj − aLj )2.
The delta-rule in the backpropagation algorithm [38] involves
calculation of δ for each layer accounting for the change in
the cost function for unit change in inputs to that particular
layer. Thus, δ for layer l can be written as:
For output layer,
δLj =
∂C
∂zLj
=
∑ ∂C
∂aLj
∂aLj
∂zLj
= (aLj − yj)σ
′
(aLj ) (5)
For other layers,
δlj =
∂C
∂zlj
=
∑
k
∂C
∂zl+1k
∂zl+1k
∂zlj
=
∑
k
δl+1k
∂zl+1k
∂zlj
(6)
∂zl+1k
∂zlj
=
∂zl+1k
∂alj
∂alj
∂zlj
=
∂zl+1k
∂alj
σ
′
(alj)
∂zl+1k
∂alj
=
a+,lj,deg
alj
w+jk,vary −
a−,lj,deg
alj
w−jk,vary
γj
(7)
Finally, the δs of each layer are used to compute the weight
updates as:
dwljk =
∂C
∂wljk
=
∂C
∂zlj
∂zlj
∂wljk
= δlj
∂zlj
∂wljk
(8)
∂zlj
∂wljk
=
γj(a
+
k,deg(1−
w+kj
β+k
) + a−k,deg(1−
w−kj
β−k
))−Rneuzljγj
γ2j
(9)
To simulate the impact of non-idealities on varying crossbar
size, we divide the large crossbars of size M ×N into several
smaller crossbars of size m× n. Fig. 1(c) shows the network
architecture of combining smaller crossbars to realize the
neuromorphic functionality of larger crossbars. The source
degradation factor βi is more prominent for larger number of
columns as it depends on the term
∑
j
1/(Rij +Rneu) summed
over the columns. The neuron resistance degradation factor γj ,
on the other hand, increases with the number of rows due to its
dependence on the term
∑
i
wji, summed over the rows. Thus,
the combined effect of these two non-idealities is expected to
have a higher impact on the network for larger crossbars.
6TABLE II
CNN ARCHITECTURE
Input 32 × 32 RGB image
5 × 5 conv. 64 RELU
2 × 2 max-pooling stride 2
5 × 5 conv. 128 RELU
2 × 2 max-pooling stride2
3 × 3 conv. 256 RELU
2 × 2 avg-pooling stride 2
4 × 4 conv. 512 Sigmoid (fully connected)
0.5 Dropout
1 × 1 conv. 10 (fully connected)
10-way softmax
IV. SIMULATION FRAMEWORK
A. Model simulations
The model described in the previous section was im-
plemented on FCNs using the MATLAB R© Deep Learning
Toolbox [39] and CNNs using MatConvNet [40].
1) FCN: A 3-layered neural network was employed to
recognize digits from the MNIST Dataset. The training set
consists of 60000 images, while the testing set consists of
10000 images. The input layer consists of 784 neurons des-
ignated to carry the information of each pixel of each 28×28
image. The hidden layer consists of 500 neurons and the
output layer has 10 neurons to recognize 10 digits. The neuron
transfer function was chosen to be the sigmoid function which
can be written as σ(x) = 11+e−x .
2) CNN: For the classification of more complex dataset
CIFAR-10, we have used a network with RELU-activated con-
volutional layers and a sigmoid-activated fully connected layer.
The architecture is represented as 32×32×3-64c5-2s-128c5-
2s-256c3-2s-512o-10o.The details of the layers are provided
in Table. II. Each convolutional layer is followed by a batch-
normalization layer for better performance. We concentrate
our analysis on the fully connected layers of the network
as the initial convolutional layers possess local connections
implemented on small crossbars equal to the kernel sizes.
B. SPICE-like Simulations for validation
Each fully connected layer for both FCNs and CNNs can
be implemented in a crossbar architecture comprising of all
possible connections. A SPICE-like framework was imple-
mented in MATLAB R© by creating a netlist of all connections,
voltage source, source and neuron resistances in such resistive
crossbars and evaluating the voltages at each node by solving
the conductance matrix: [V ] = [G]−1[I]. The framework was
benchmarked with HSPICE R©. This framework was used to
calculate the output of non-ideal crossbars on application of
the inputs from the MNIST dataset as voltages. The resistances
of the crossbar elements Rji were determined such that
Rji = 1/wji, where wji are the weights determined by the
ideal training scheme described in the previous subsection.
The output obtained by showing 100 images of the testing
set was averaged and the distribution was compared with
the mathematical model simulations. Fig. 4(a) shows the
comparison in the distribution of output currents of a crossbar
where the approximate model shows good agreement with
the exact SPICE-like simulations. Fig. 4(b) shows that the
normalized root mean square deviation (NRMSD) between the
two techniques for various (Rs +Rneu)/Rhigh combinations
remains very close to zero for relevant values. It is to be noted
that the validation of our approximate model was important
in the context of reducing the training time as the matrix
operations could be more efficiently performed using the
mathematical model than simulating the network for each
input image in HSPICE R©.
×
Fig. 4. (a) Distribution of output currents (Imean), averaged over 100 images,
across 500 neurons in the hidden layer comparing the approximate model to
SPICE-like simulation framework. (b) Variation of Normalized Root Mean
Square Deviation (NRMSD) with non-ideality ratio. NRMSD is close to zero
for the relevant range of non-idealities.
V. RESULTS AND DISCUSSION
We analyzed the impact of technological constraints in
crossbar implementations on both FCNs and CNNs. As fully
connected layers form the crux of classification in both net-
work topologies, it is expected that such non-ideal conditions
will have similar detrimental effects on both. We present the
detailed impact of each non-ideality on FCNs and CNNs for
better understanding.
We consider a 3-layered FCN and a CNN architecture
described in Table. II to analyze the impact of the non-
idealities on the accuracy of recognition task on MNIST and
CIFAR-10 datasets respectively. The other convolutional layers
7× ×
× ×
Fig. 5. Accuracy degradation v/s varying Rneu/Rhigh ratio for different
Rs/Rhigh combinations comparing technology aware training scheme with
normal training for (a) FCN and (b) CNN.
in the CNN are usually implemented using small crossbars and
hence do not suffer significant effects of non-ideal resistances.
First, the neural networks were trained under ideal condi-
tions using the training set. Then, the non-ideal model was in-
cluded in the feed-forward path and the ideally trained network
was tested using the testing set to determine the performance
degradation due to the non-idealities. Next, the technology
aware training algorithm was implemented by incorporating
the mathematical formulation of the non-idealities in the stan-
dard training iterations of feed-forward and backpropagation as
described in the Section III D. For each iteration, the weights
were discretized as described in Section III C. The testing
accuracy of an ideally trained FCN with a sigmoid neuronal
function was 98.12% on MNIST and that of an ideally
trained CNN was 85.6% on CIFAR-10 datasets. The accuracy
degradations discussed in this section has been calculated with
respect to these ideal testing accuracies such that Accuracy
Degradation (%) = Ideal Accuracy (%) - Accuracy Obtained
(%). We use the parameters Rs/Rhigh and Rneu/Rhigh to
CNN
Fig. 6. Accuracy degradation v/s σ variations in weights for various
Rs/Rhigh and Rneu/Rhigh combinations comparing the technology aware
training scheme with normal training for (a) FCN and (b) CNN.
denote the ratios of the non-ideal resistances and the maximum
synaptic resistance.
1) Source and Neuron Resistance: Fig. 5(a) and 5(b)
shows the accuracy degradation for different Rneu/Rhigh and
Rs/Rhigh combinations in FCN and CNN, respectively. The
effect of the non-ideal resistances on the performance of
the network predictably worsens monotonically with higher
Rs/Rhigh and Rneu/Rhigh ratios. It can be observed that
with normal training methods, the non-ideal resistances re-
sult in accuracy degradation for FCN: up to 41.58% for
Rneu/Rhigh = 0.07% and Rs/Rhigh = 0.27%. Our proposed
training scheme incorporates the impact of non-idealities and
achieves significant restoration of accuracy, within 1.9% of the
ideal accuracy, for the worst case combination of resistances
considered, shown in Fig. 5(a).
In case of CNNs, we show that due to the large crossbar
sizes of the fully connected layers in the CNN, it can suffer
up to 59.3% degradation in accuracy for the worst case non-
ideal resistances considered. Our proposed algorithm, on the
8other hand, achieves an accuracy within 1.5% of the ideal
accuracy (Fig. 5(b)), considering the largest crossbar sizes for
the architecture.
2) Weight variations: On-chip crossbar implementations
suffer from chip-to-chip device variations. To account for such
variations, we form a defect weight matrix, and include it in
the feed-forward network, as described in detail in Section III
C. We have considered up to ±2σ variation in the synaptic
weights. Fig. 6 shows the impact of such device variations
on the accuracy of FCN and CNN for different combinations
of Rs/Rhigh and Rneu/Rhigh. Predictably, changes in the
positive direction reduces the accuracy degradation from the
nominal (no variation) case as it enhances the significance
of the neurons. However, changes in the negative direction
slightly degrades the accuracy from the nominal case. It is
observed that a −2σ variation can result in an accuracy
degradation of up to 59.9% for Rneu/Rhigh = 0.067%
and Rs/Rhigh = 0.27% in FCN. By accounting for these
variations in the backpropagation algorithm, our proposed
training methodology successfully restores the accuracy within
2.34% of the ideal accuracy for worst case of non-idealities
considered, as shown in Fig. 6(a).
Weight variations in the negative direction also adversely
affect CNNs where −2σ variation can result in an accuracy
degradation of 62.4% considering the non-ideal resistances
mentioned above. Our proposed algorithm achieves an accu-
racy within 0.8% of the ideal testing accuracy as shown in
Fig. 6(b).
3) Crossbar Size: Non-idealities in crossbars usually es-
tablish restrictions on the allowable crossbar sizes due to
the dependence of their performance on fan-in and fan-out.
For example, the impact of Rs on the crossbar depends on
the parallel combination of column resistances and a higher
number of columns (and hence, higher fan-out) result in
severe performance degradation. Also, the impact of Rneu
intensifies with increasing number of rows in the crossbar
as it leads to more fan-in. As observed in Fig. 7(a), the
combined effect of these resistances and variations can result
in significant accuracy degradation (41.58%) when the net-
work is implemented on crossbars of sizes 784 × 500 and
500 × 10 for the respective layers in the FCN. Under the
same non-ideal conditions, accuracy degradation drops to 1.2%
when smaller crossbars of sizes 112 × 100 and 100 × 10
are used to represent the functionality of the network. In
contrast, considering the same Rs and Rneu, our proposed
training algorithm achieves an accuracy degradation within
∼ 1.89% for sizes 784× 500, 500× 10 and ∼ 0.3% for sizes
112 × 100, 100 × 10. Thus, the proposed algorithm ensures
that a network implemented on larger crossbars can parallel
the performance of ideally trained networks implemented on
smaller crossbars with minimal degradation.
The convolutional layers in CNNs are implemented on
smaller crossbars. For the fully connected layers in the CNN
architecture, we have considered significantly larger crossbars
of sizes 4096 × 512 and 512 × 10. Due to large sizes of the
last 2 layers of the considered architecture, we show in Fig.
7(b), that the network, when trained under ideal conditions,
can suffer as large as 59.3% degradation in accuracy for the
a)
FCN
b)
CNN
Fig. 7. Accuracy degradation v/s crossbar size for various Rs/Rhigh and
Rneu/Rhigh combinations comparing the technology aware training scheme
with normal training for (a) FCN and (b) CNN. Larger crossbars show higher
accuracy degradation.
worst case resistance constraints considered. On the other
hand, using smaller crossbars of sizes 512 × 64, 64 × 10
reduces the accuracy degradation to 2.4% for the same con-
ditions. In comparison, a network trained with the proposed
technology aware training algorithm restores the accuracy to
within ∼ 1.5% of the ideal accuracy even for the highest
crossbar sizes (4096 × 512, 512 × 10). Thus, the proposed
algorithm ensures that a CNN with fully connected layers
implemented on crossbars of size in the order of 4096× 512
can achieve better performance than for crossbars of size
512×64 with standard training algorithms. Such a provision of
using large crossbars for implementing neuromorphic systems
could potentially reduce overheads of repeating inputs, time
multiplexing outputs, thus ensuring faster operations.
VI. CONCLUSION
Hardware implementations of neuromorphic systems in
crossbar architecture could suffer from various non-idealities
resulting in severe performance degradation when employed
9in machine learning applications such as recognition tasks,
natural language processing, etc. In this work, we analyzed, by
means of mathematical modeling, the impact of non-idealities
such as source resistance, neuron resistance and chip-to-chip
device variations on performance of a 3-layered FCN on
MNIST and a state-of-the-art CNN architecture on CIFAR-
10. Severe degradation in recognition accuracy, up to 59.84%,
was observed in FCNs. Although convolution layers in CNN
can be implemented on smaller crossbars, the large fully
connected layers at the end made them prone to performance
degradation (up to 62.4% for our example). As a solution,
we proposed a technology aware training algorithm which
incorporates the mathematical models of the non-idealities in
the training algorithm. Considering relevant ranges of non-
idealities, our proposed methodology recovered the perfor-
mance of the network implemented on non-ideal crossbars to
within 2.34% of the ideal accuracy for FCNs and 1.5% for
CNNs. We further show that the proposed technology aware
training algorithm enables the use of larger crossbars of sizes
in the order of 4096 × 512 for CNNs and 784 × 500 for
FCNs without significant performance degradation. Thus, we
believe that the proposed work potentially paves the way for
implementation of neuromorphic systems on large crossbars
which otherwise is rendered unfeasible using standard training
algorithms.
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